This paper presents studies performed in engineering high-κ metal gate stacks by using capping layers containing Group IIA and IIIB elements. Both high-κ gate dielectric (HfO 2 ) and capping materials, namely, the oxides of barium, lanthanum and yttrium are deposited by atomic layer deposition (ALD) to offer superior process control and flexibility. Position specific insertion of cap layers into the gate stack is studied and the device tradeoffs are highlighted. The magnitude of threshold voltage shift is correlated to the electronegativity of the cap layer species and its relative position in the gate stack. For a given cap position, BaO provides the maximum threshold voltage shift with the highest penalty in carrier mobility, followed by La 2 O 3 and Y 2 O 3 caps. Both lanthanum and barium incorporation into the high-κ gate stack provides a T inv scaling benefit. Ozone based ALD processes are shown to adversely impact T inv scaling due to the re-growth of the interface layer between the high-κ and the silicon substrate. This penalty is exacerbated in gate stacks with cap layers situated directly below the high-κ film. Significant improvements in T inv scaling are obtained by migrating to a water based ALD process.
Introduction
The use of capping layers in conjunction with high dielectric constant (high-κ) gate dielectrics has been actively pursued to obtain band-edge (BE), scaled CMOS devices. Materials containing group IIA and IIIB elements (e.g. MgO and La 2 O 3 ) have been of specific interest for BE n-type field effect transistor (n-FETs) devices (1-4), while Al 2 O 3 (5) and TiO 2 capping layers have been investigated as viable p-type field effect transistor (p-FET) options. With increasing reports of cap incorporation within high-κ dielectrics and a multitude of elements being investigated, the need to have a clear understanding of the mechanism of threshold voltage (V t ) shifts and device dependencies is now greater more than ever. Accordingly, this paper presents a systematic study examining the use of La 2 O 3 , Y 2 O 3 and BaO as capping layers to tune the threshold voltage of nFET high-κ metal gate devices. Both high-κ (HfO 2 ) and capping layers are deposited by atomic layer deposition (ALD). The use of an all ALD process to form the gate stack provides excellent flexibility and precision in controlling the composition of the gate dielectric as well as the positioning of the capping layer in the stack. Empirical results from gate-first nFETs emphasize the need to recognize the importance of the group electronegativity of the different material species in the gate stack. The degree of threshold voltage shift and mobility impact is directly correlated to the electronegativity of the cap layer species. Furthermore the importance of using optimized ALD conditions and processes for high-κ and cap layer deposition is highlighted in obtaining gate stacks with tunable threshold voltage, competitive scaling and low gate leakage. Understanding the dynamics of the various elements will be critical in engineering the desired high-κ metal-gate devices for upcoming device technologies.
Experimental Details

ALD Growth
The system used in this study consists of a traveling wave-type geometry counterflow ALD system with horizontal flows of precursor and oxidant across the wafer that was previously described (6). HfO 2 growth was performed by an ALD process using tetrakis(ethylmethylamido)hafnium (TEMAH) with ozone as an oxidant and this process exhibited a steady-state growth-per-cycle of ~0.8 Å/cycle. For deposition of La and Y oxides the La precursor used was the tetraglyme adduct of the La beta-diketonate precursor tris(2,2,6,6-tetramethylheptanedionato)lanthanum (La(THD) 3 •TGLM), while the Y precursor utilized was the triglyme adduct of the analogous Y complex (Y(THD) 3 •TRGLM) using ozone as an oxidant. The characteristics of the ALD processes used for Hf, La and Y oxides have been described in detail previously (7) . The deposition of BaO was performed utilizing a solution of a Ba ketoiminate complex, bis(2,2-dimethyl-5-(2-(2-(dimethylaminoethyl)(methylamino))ethyl-imino)-3-hexanonato)barium (BaON3) in mesitylene delivered by a direct liquid injection (DLI) system in conjunction with either water or ozone as an oxidant at 290 o C wafer temperature. Figure 1 shows the growth characteristics of BaO, La 2 O 3 and Y 2 O 3 films on a chemical oxide (SiO 2 ) interfacial layer. The condition of each ALD process was tuned to obtain reasonable film uniformity and a linear relationship between the film thickness and ALD cycles was obtained, consistent with an ALD mechanism. The films deposited were analyzed by XPS and RBS to confirm the absence of metallic impurities as can be seen from the spectra in Figure 2 . The presence of metallic impurities in these films is below the detection limit of RBS.
Device Fabrication
The steps involved in the fabrication of capped high-κ dielectric nFETs are outlined in Figure 3 . The fabrication begins with the preparation of the interface layer (IL) followed by the ALD of HfO 2 and capping (La 2 O 3 , Y 2 O 3 or BaO) layers (< 2 nm in thickness). The desired gate stacks with bottom, middle and top caps are obtained by tuning the sequence of deposition during ALD. The use of ALD for high-κ and cap deposition provides the maximum flexibility in engineering the desired gate dielectric. The gate stack deposition process is succeeded by the deposition of TiN and poly-silicon and followed by typical gate first processing steps involving gate RIE, extension implants, spacer formation and Source/Drain implantation. The devices are subjected to a rapid thermal anneal (RTA) at 1000 °C and is followed by salicidation of the source, drain and gate regions of the device. The MOSFETs are annealed in forming gas for 30 minutes at 450 °C prior to electrical characterization. 
Results and Discussion
Capacitance-Voltage (CV) measurements were performed to characterize the impact of the different cap layers in the gate stack. Figure 4 describes the results of these measurements where increased cycles of Ba (C3=2+C2 cycles and C2=2+C1 cycles), La and Y (C3=3xC1 cycles and C2=2xC1 cycles) were used to deposit the cap layer above HfO 2 . The three cap layers (BaO, La 2 O 3 and Y 2 O 3 ) were found to induce a parallel shift of the CV curves towards negative voltages (reduction in V t ) with respect to a reference device containing only HfO 2 . The quantity of V t shift in the devices among different species of caps is commensurate to the electronegativity and thickness of the capping layer. With an increased amount of capping layer (higher ALD cycles), an increased V t shift is observed. However, though the physical thickness of the capping layer has a linear relationship to the number of ALD cycles, characteristic of ALD growth as shown in Figure 1 , the V t shift tends to saturate with increased ALD cycles of the capping layer. In addition to the V t shift, the introduction of each cap layer species into the high-κ dielectric has a clear and observable impact on the scalability of the gate stack. BaO provides the most scaling observed by an increase in the inversion capacitance followed by La 2 O 3 caps. Y 2 O 3 on the other hand provides little to no scaling benefit. The specific impact of introducing capping layers in localized regions of the gate dielectric was further studied. Figures 5, 6 and 7 outline the CV characteristics and electron mobility measured from nFET devices with cap layers inserted below, in between and above the high-κ layer respectively. To perform a fair comparison among different capping layers in this study, ALD cycles for Ba, La and Y (using the ozone process) were chosen so as to obtain an equivalent thickness of the cap layers based on their respective growth rates as discussed in Figure 1 . The threshold voltage dependence was found to not change by the movement of the cap layer position among different cap layer species. However, in general for a given cap layer, the most V t shift was obtained with the bottom caps followed by caps situated in the middle of the high-κ and with the least V t shift obtained from caps deposited above the high-κ dielectric. The most V t shift towards nFET band-edge (BE) was obtained from BaO which is the most electropositive among the three cap layers. The electron mobility degradation was also observed to follow the same trend as the V t shift with the BaO caps having the most mobility degradation. However, the degree of mobility degradation of the bottom BaO and bottom La 2 O 3 were observed to be lower compared to the middle and top capped samples. This observation was attributed to the re-growth of the interface layer between the silicon channel and the high-κ layer. This observation is further supported by the corresponding CV measurements in these devices. Figure 5(a) shows the reduction in inversion capacitance for both bottom BaO and bottom La 2 O 3 caps compared to their middle and top cap counterparts in Figures 6(a) and 7(a) . The trade-off existing between V t tunability, carrier mobility and T inv scalability with cap layers can be appreciated from these observations in this study and provide design latitude based on the device and technology requirements.
Dependence on ALD process
With the observation of interface layer re-growth being prominent in bottom caps, studies were performed to improve the ALD process to inhibit such re-growth. Figure 8 compares an ozone based ALD BaO process to a water based ALD BaO process. The splits with a bottom BaO cap in the ozone process clearly show a lower inversion capacitance and corresponding higher T inv . The top, bottom and middle cap samples using the water ALD process all have similar T inv but have lower overall threshold voltage shift which could be due to a lower deposition rate in the water process compared to the ozone process as shown in Figure 1 . However all the splits in the water based ALD process provides superior T inv scaling. These results highlight the use of an optimized ALD process in obtaining a tunable and yet scalable gate stack. For the La and Y precursors used in this study, an H 2 O process was not feasible due to the low reactivity of these sources. The overall response of V t and electron mobility to the different capping layers explored in this paper is summarized in Figure 9 . Y 2 O 3 caps provide a V t shift of ~ 200 mV with respect to HfO 2 only devices while La 2 O 3 caps provide a shift of ~ 300 mV. The water and ozone BaO caps provide a large V t shift of ~ 900 -1200 mV moving the nFET devices well beyond BE. The scaling trends of these gate stacks are shown in Figure 10 where the increase of T inv in bottom capped samples using the ozone process is clearly visible. This reduction in re-growth resulting in T inv ~ 11 Å can also be observed in the devices with BaO caps using the ALD water process. In addition, locating the capping layers in the middle of the high-κ provides the best trade-off in scaling and gate leakage and with little compromise in the V t shift. 
Mechanism of Threshold Voltage Shift
The mechanism of voltage shifts obtained by the incorporation of capping layers in high-κ materials can be explained by the differences in the group electronegativity (EN), between the capping and high-κ layers (4, 8) (9) which is calculated by the geometric average of the elemental EN values in the oxide. It can be seen that BaO has the largest difference in group electronegativity with respect to SiO 2 followed by La 2 O 3 and then by Y 2 O 3 . The most electropositive cap layer tends to provide the maximum threshold voltage shift from empirical data due to the higher strength in the dipole formed. In addition to threshold voltage shift it is expected that the stronger dipole would impart a higher penalty in carrier mobility. This too is clearly observed in the BaO, La 2 O 3 and Y 2 O 3 capped systems as discussed in the earlier sections. The use of group electronegativity to explain the origin of threshold voltage shifts has been reported for several element systems using materials that provide both nFET and pFET V t shift (4). However, recent reports (10) also highlight the importance in recognizing the differences in the areal density of oxygen between the high-κ and SiO 2 IL. Though a consensus is yet to be reached on the true origin of the V t shifts in these systems it is evident that there is a strong relationship between group EN and the areal oxygen density in these systems. Table 1 : Pauling electronegativity of cap elements along with the group electronegativity of their respective compounds.
Conclusion
High-κ metal gate n-MOSFETs containing group IIA and IIIB elements, namely, La-, Y-and Ba-containing cap layers were studied as a function of position in the HfO 2 gate stack. Both the cap layers and high-κ dielectric were deposited by ALD. BaO caps provided the maximum V t shift followed by La 2 O 3 and Y 2 O 3 caps. Both BaO and La 2 O 3 caps provided T inv scaling compared to gate stacks containing no additional capping layer. The location of capping layers in the middle of the high-κ stack results in lower gate leakage for a given T inv and V t shift. The degree of V t shift obtained from these cap layers was related to the group electronegativity of the cap layers with the most electropositive layer (BaO) providing the most nFET V t shift. The mobility degradation and T inv scaling were also found to be correlated to the electronegativity of the cap species. For BaO, a water based ALD process was developed and was found to be superior compared to an , 19 (1) 253-261 (2009) ozone based ALD process. These studies and tradeoffs will help in enabling the engineering of optimized high-κ gate stacks in CMOS integrated circuits.
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